Exploiting multi-cycle false paths in the performance optimization of sequential circuits

  • Authors:
  • Pranav Ashar;Sujit Dey;Sharad Malik

  • Affiliations:
  • C&C Research Labs, NEC, Princeton, NJ;C&C Research Labs, NEC, Princeton, NJ;Dept. of EE, Princeton Univ., Princeton, NJ

  • Venue:
  • ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
  • Year:
  • 1992

Quantified Score

Hi-index 0.00

Visualization

Abstract