EMC-driven midway routing on PCBs

Authors:
H. Schmidt;D. Theune;R. Thiele;T. Lengauer
Affiliations:
Cadlab/ASE - Joint R&D Institute University of Paderborn/Siemens Nixdorf lnformationssysteme AG, Bahnhofstrasse 32, 33102 Paderborn, Germany;Cadlab/ASE - Joint R&D Institute University of Paderborn/Siemens Nixdorf lnformationssysteme AG, Bahnhofstrasse 32, 33102 Paderborn, Germany;German National Computer Science Research Center, GMD-SCAI, Schloss Birlinghoven, 53754 St. Augustin, Germany;German National Computer Science Research Center GMD-SCAI, Sloss Birlinghoven 53754 St. Augustin, Germany
Venue:
EDTC '95 Proceedings of the 1995 European conference on Design and Test
Year:
1995

Citing 5
Cited 0

Algorithms for routing and testing routability of planar VLSI layouts

STOC '85 Proceedings of the seventeenth annual ACM symposium on Theory of computing
Minimum-Area Wiring for Slicing Structures

IEEE Transactions on Computers
On global wire ordering for macro-cell routing

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Combinatorial algorithms for integrated circuit layout

Combinatorial algorithms for integrated circuit layout
Planar subset of multi-terminal nets

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Phenomena of electromagnetic compatibility (EMC) have to be considered during layout synthesis of printed-circuit boards (PCBs), in order to design failsafe and high-performance systems. In this paper the PCB routing-system HERO, presented in a previous publication, is extended by a new layer-assignment/net-ordering phase, called midway routing, performed after global and before detailed routing. The new method yields a significantly increased completion rate, improved EMC-behavior, and fewer layer changes (vias) in about half the time of the previous version of HERO.