Unidirectional Bit/Byte Error Control
IEEE Transactions on Computers
A Class of Optimal Fixed-Byte Error Protection Codes for Computer Systems
FTCS '95 Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing
Measurement and Generation of Error Correcting Codes for Package Failures
IEEE Transactions on Computers
A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems
IEEE Transactions on Computers
Error-Correcting Codes with Byte Error-Detection Capability
IEEE Transactions on Computers
A class of optimal minimum odd-weight-column SEC-DED codes
IBM Journal of Research and Development
Error-correcting codes for semiconductor memory applications: a state-of-the-art review
IBM Journal of Research and Development
Guest Editors' Introduction: Online VLSI Testing
IEEE Design & Test
| Hi-index | 0.00 |
The paper describes two error detection and correction (EDAC) circuits designed and manufactured for the European space program. One of the EDACs is for a 16 bit data bus and the other for a 32 bit data bus. Eight check bits are added to the 16/32 data bits, giving the possibility to correct all single errors (SEC), detect all double errors (DED) and detect any memory chip failure (SBD), with a 4 or 8 bit per chip organization. Generally, SEC-DED-SBD require more check bits than the number of bits per chip. However, assuming all chip errors (but not the bit errors) to be permanent, the implemented (40,32) and (24,16) codes can be used to obtain SEC-DED-SBD for a 8 bit per chip organization. For a memory having 4 bits per chip, the codes are true SEC-DED-SBD. The codes are constructed by. Adding extra check bits to a reorganization of ordinary odd weight column SEC-DED codes. The extra check bits are considered not to require any extra memory, since the number of memory chips needed are the same for 22 as for 24 (39 as for 40) bits, when the organization is by 4 or by 8.