A bus router for IC layout.

Authors:
Margaret Lie;Chi-Song Horng
Affiliations:
-;-
Venue:
DAC '82 Proceedings of the 19th Design Automation Conference
Year:
1982

Citing 4
Cited 2

Computation of power supply nets in VLSI layout

DAC '81 Proceedings of the 18th Design Automation Conference
An automatic/interactive layout planning system for arbitrarily-sized rectangular building blocks

DAC '81 Proceedings of the 18th Design Automation Conference
SIDS (A Symbolic Interactive Design System)

DAC '80 Proceedings of the 17th Design Automation Conference
A “Dogleg” channel router

DAC '76 Proceedings of the 13th Design Automation Conference

Multi-pads, single layer power net routing in VLSI circuits

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Topological routing of multi-bit data buses

DAC '84 Proceedings of the 21st Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a bus router that is part of a custom IC mask layout system called CIPAR. CIPAR works with rectangular building blocks of arbitrary dimensions. The router is designed specifically to handle power and ground buses. It can route these nets completely on one metal layer. The router also automatically calculates and tapers the bus path width based on current requirements specified in the input circuit description.