Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads

Authors:
Zarka Cvetanovic;Dileep Bhandarkar
Affiliations:
-;-
Venue:
HPCA '96 Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture
Year:
1996

Citing 7
Cited 13

Link-time optimization of address calculation on a 64-bit architecture

PLDI '94 Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation
Characterization of alpha AXP performance using TP and SPEC workloads

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Alpha implementations and architecture: complete reference and guide

Alpha implementations and architecture: complete reference and guide
Benchmark Handbook: For Database and Transaction Processing Systems

Benchmark Handbook: For Database and Transaction Processing Systems
Superscalar Instruction Execution in the 21164 Alpha Microprocessor

IEEE Micro
Internal architecture of Alpha 21164 microprocessor

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
Enterprise AlphaServer system

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference

Evaluation of multithreaded uniprocessors for commercial application environments

ISCA '96 Proceedings of the 23rd annual international symposium on Computer architecture
Data caches for superscalar processors

ICS '97 Proceedings of the 11th international conference on Supercomputing
The energy efficiency of IRAM architectures

Proceedings of the 24th annual international symposium on Computer architecture
Performance characterization of a Quad Pentium Pro SMP using OLTP workloads

Proceedings of the 25th annual international symposium on Computer architecture
Development and validation of a hierarchical memory model incorporating CPU- and memory-operation overlap model

Proceedings of the 1st international workshop on Software and performance
A locality sensitive multi-module cache with explicit management

ICS '99 Proceedings of the 13th international conference on Supercomputing
Performance analysis of the Alpha 21264-based Compaq ES40 system

Proceedings of the 27th annual international symposium on Computer architecture
High-Performance DRAMs in Workstation Environments

IEEE Transactions on Computers
Performance evaluation of the SGI Origin2000: a memory-centric characterization of LANL ASCI applications

SC '97 Proceedings of the 1997 ACM/IEEE conference on Supercomputing
A Case for Intelligent RAM

IEEE Micro
Performance analysis of the Alpha 21364-based HP GS1280 multiprocessor

Proceedings of the 30th annual international symposium on Computer architecture
BLOB computing

Proceedings of the 1st conference on Computing frontiers
Performance Characterization of Itanium® 2-Based Montecito Processor

Proceedings of the 2009 SPEC Benchmark Workshop on Computer Performance Evaluation and Benchmarking

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper compares the performance characteristics of the Alpha 21164 to the previous-generation 21064 microprocessor. Measurements on the 21164-based AlphaServer 8200 system are compared to the 21064-based DEC 7000 server using several commercial and technical workloads. The data analyzed includes cycles per instruction, multiple-issued instructions, branch predictions, stall components, cache misses, and instruction frequencies. The AlphaServer 8200 provides 2 to 3 times the performance of the DEC 7000 server based on the faster clock, larger on-chip cache, expanded multiple-issuing, and lower cache/memory latencies and higher bandwidth.