Address Decoder Faults and their Tests for Two-Port Memories

Authors:
S. Hamdioui;A. J. van de Goor
Affiliations:
-;-
Venue:
MTDT '98 Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing
Year:
1998

Citing 5
Cited 1

Testing semiconductor memories: theory and practice

Testing semiconductor memories: theory and practice
Testing complex couplings in multiport memories

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Serial Interfacing for Embedded-Memory Testing

IEEE Design & Test
18.2 Fault Models and Tests for Two-Port Memories

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
The concept of resistance interval: a new parametric model for realistic resistive bridging fault

VTS '95 Proceedings of the 13th IEEE VLSI Test Symposium

Testing Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy

Journal of Electronic Testing: Theory and Applications - Special Issue on the 7th ASIAN TEST SYMPOSIUM, ATS-98

Quantified Score

Hi-index	0.00

Visualization

Abstract