Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories

Authors:
V. Delaluz;M. Kandemir;N. Vijaykrishnan;M. J. Irwin;A. Sivasubramaniam;I. Kolcu
Affiliations:
Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA
Venue:
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Year:
2002

Citing 7
Cited 15

A data locality optimizing algorithm

PLDI '91 Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation
Energy-driven integrated hardware-software optimizations using SimplePower

Proceedings of the 27th annual international symposium on Computer architecture
Power aware page allocation

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
High Performance Compilers for Parallel Computing

High Performance Compilers for Parallel Computing
DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Code generation and optimization for embedded digital signal processors

Code generation and optimization for embedded digital signal processors

Array Regrouping and Its Use in Compiling Data-Intensive Embedded Applications

IEEE Transactions on Computers
Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Total leakage optimization strategies for multi-level caches

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Inter-program optimizations for conserving disk energy

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Analysis of static and dynamic energy consumption in NUCA caches: initial results

MEDEA '07 Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture
Execution context optimization for disk energy

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Implementation, compilation, optimization of object-oriented languages, programs and systems: report on the workshop ICOOOLPS 2007 at ECOOP 2007

ECOOP'07 Proceedings of the 2007 conference on Object-oriented technology
Implementation, compilation, optimization of object-oriented languages, programs and systems

ECOOP'06 Proceedings of the 2006 conference on Object-oriented technology: ECOOP 2006 workshop reader
B2P2: bounds based procedure placement for instruction TLB power reduction in embedded systems

Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems
An Efficient Memory Organization for High-ILP Inner Modem Baseband SDR Processors

Journal of Signal Processing Systems
Quantitative analysis and optimization techniques for on-chip cache leakage power

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SEEP: exploiting symbolic execution for energy-aware programming

HotPower '11 Proceedings of the 4th Workshop on Power-Aware Computing and Systems
SEEP: exploiting symbolic execution for energy-aware programming

ACM SIGOPS Operating Systems Review
Inter-program compilation for disk energy reduction

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems
A survey of architectural techniques for DRAM power management

International Journal of High Performance Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

With the increased use of embedded/portable devices such as smart cellular phones, pagers, PDAs, hand-held computers, and CD players, improving energy efficiency is becoming a critical issue. To develop a truly energy-efficient system, energy constraints should be taken into account early in the design process; i.e., at the source level in software compilation and behavioral level in hardware compilation. Source-level optimizations are particularly important in data-dominated media applications that have become pervasive in energy-constrained mobile environments.This paper focuses on improving the effectiveness of energy savings from using multiple low-power operating modes provided in current memory modules. We propose a source-level data space transformation technique called array interleaving that colocates simultaneously used array elements in a small set of memory modules. We validate the effectiveness of this transformation using a set of array-dominated benchmarks and observe significant savings in memory energy.