DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control

  • Authors:
  • V. Delaluz;M. Kandemir;N. Vijaykrishnan;A. Sivasubramaniam;M. J. Irwin

  • Affiliations:
  • Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA

  • Venue:
  • HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
  • Year:
  • 2001

Quantified Score

Hi-index 0.01

Visualization

Abstract

Abstract: As processor performance increases, there is a corresponding increase in the demands on the memory system, including caches. Research papers have proposed partitioning the cache into instruction/data, temporal/non-temporal, and/or stack/non-stack ...