How good are slicing floorplans?
Proceedings of the 1997 international symposium on Physical design
Three dimensional metallization for vertically integrated circuits
Microelectronic Engineering
A new algorithm for floorplan design
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
ISPD '00 Proceedings of the 2000 international symposium on Physical design
Multiple Si layer ICs: motivation, performance analysis, and design implications
Proceedings of the 37th Annual Design Automation Conference
Slicing tree is a complete floorplan representation
Proceedings of the conference on Design, automation and test in Europe
DAC '82 Proceedings of the 19th Design Automation Conference
A Tight Area Upper Bound for Slicing Floorplans
VLSID '00 Proceedings of the 13th International Conference on VLSI Design
Three-dimensional Integrated Circuit Design
Three-dimensional Integrated Circuit Design
| Hi-index | 0.00 |
As the impact of interconnect on IC performance and chip area in deep submicron design increases, research activities on technologies for three-dimensional integrated circuits intensify. Nevertheless, there is not much work done on the automation of 3D-layout design. In this paper we survey slicing structures for 3D floorplans. We present an upper bound for the volume of such floorplans, which shows the usability of slicing structures for three-dimensional floorplanning.