Automatic synthesis of Boolean equations using programmable array logic

Authors:
R. P. Goré;K. Ramaamohanarao
Affiliations:
Dept. of Computer Science, University of Melbourne, Parkville, 3052, Australia;Dept. of Computer Science, University of Melbourne, Parkville, 3052, Australia
Venue:
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Year:
1989

Experiments with simulated annealing

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Automatic PLA synthesis from a DDL-P description

DAC '81 Proceedings of the 18th Design Automation Conference
The complexity of design automation problems

DAC '80 Proceedings of the 17th Design Automation Conference
A new look at logic synthesis

DAC '80 Proceedings of the 17th Design Automation Conference
Clustering and linear placement

DAC '72 Proceedings of the 9th Design Automation Workshop
A proper model for the partitioning of electrical circuits

DAC '72 Proceedings of the 9th Design Automation Workshop
A linear-time heuristic for improving network partitions

DAC '82 Proceedings of the 19th Design Automation Conference

A Fast Partitioning Method for PLA-Based FPGAs

IEEE Design & Test
Multi-level synthesis on PALs

EURO-DAC '90 Proceedings of the conference on European design automation

Hi-index	0.00