Fast online/offline netlist compilation of hierarchical schematics

Authors:
L. G. Jones
Affiliations:
Computer Science Department, University of Illinois at Urbana-Champaign
Venue:
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Year:
1989

Citing 7
Cited 1

Circuit compilers don't have to be slow

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Hierarchical VLSI design systems based on attribute grammars

POPL '86 Proceedings of the 13th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
Introduction to VLSI Systems

Introduction to VLSI Systems
Magic: A VLSI layout system

DAC '84 Proceedings of the 21st Design Automation Conference
Magic's incremental design-rule checker

DAC '84 Proceedings of the 21st Design Automation Conference
SCALD: Structured Computer-Aided Logic Design

DAC '78 Proceedings of the 15th Design Automation Conference
Incremental vlsi design systems based on circular attribute grammars (fixed point computation, computer aided design)

Incremental vlsi design systems based on circular attribute grammars (fixed point computation, computer aided design)

CAD tool interchangeability through Net list translation

ACM SIGDA Newsletter

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present fast techniques for creating the netlist underlying a hierarchical schematic design. The methods can be used either for creating the netlist as a data structure for further online processing or for creating the netlist as a file for use with other offline design tools that are downstream from the compilation process. The methods we present have been used successfully in the implementation of a hierarchical schematic capture system that supports both netlist compilation and switch-level logic simulation.