A low-power design methodology for high-resolution pipelined analog-to-digital converters

Authors:
Reza Lotfi;Mohammad Taherzadeh-Sani;M. Yaser Azizi;Omid Shoaei
Affiliations:
University of Tehran, North Kargar Ave., Tehran, I.R.Iran;University of Tehran, North Kargar Ave., Tehran, I.R.Iran;University of Tehran, North Kargar Ave., Tehran, I.R.Iran;University of Tehran, North Kargar Ave., Tehran, I.R.Iran
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 2
Cited 5

Design of pipeline analog-to-digital converters via geometric programming

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

Systematic Design for Optimization of High-Resolution Pipelined ADCs

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Adaptive Power Management in Software Radios Using Resolution Adaptive Analog to Digital Converters

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A 20-MS/s to 40-MS/s reconfigurable pipeline ADC implemented with parallel OTA scaling

IEEE Transactions on Circuits and Systems II: Express Briefs

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total static power consumption and the total input-referred noise of the converter as functions of the capacitor values and the resolutions of the converter stages, a simple optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a specified noise requirement is satisfied. To determine the bias current values of operational amplifiers, a novel optimal choice for settling and slewing time parameters is proposed applicable to both single-stage and two-stage Miller-compensated opamp structures. Using the proposed methodology, the optimum values for capacitors, the resolutions and the opamp device sizes of all stages are determined in order to minimize the total power consumption. Design examples are presented and compared with conventional approaches to show the effectiveness of the proposed methodology.