A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems

Authors:
J. Paul;D. Thomas
Affiliations:
Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA;Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2002

Citing 0
Cited 9

Multi-Level Modeling of Software on Hardware in Concurrent Computation

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
The design context of concurrent computation systems

Proceedings of the tenth international symposium on Hardware/software codesign
Programmers' views of SoCs

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Modeling Shared Resource Contention Using a Hybrid Simulation/Analytical Approach

Proceedings of the conference on Design, automation and test in Europe - Volume 2
A Multilevel Computing Architecture for Embedded Multimedia Applications

IEEE Micro
Layered, Multi-Threaded, High-Level Performance Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Shared resource access attributes for high-level contention models

Proceedings of the 44th annual Design Automation Conference
Design synthesis and optimization for automotive embedded systems

Proceedings of the 2014 on International symposium on physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

By using a macro/micro state model we show howassumptions on the resolution of logical and physical timingof computation in computer systems has resulted in designmethodologies such as component-based decomposition,where they are completely coupled, and function/architectureseparation, where they are completely independent. Wediscuss why these are inappropriate for emergingprogrammable, concurrent system design. By contrast,schedulers layered on hardware in concurrent systemsalready couple logical correctness with physicalperformance when they make effective resource sharingdecisions. This paper lays a foundation for understandinghow layered logical and physical sequencing will impact thedesign process, and provides insight into the problems thatmust be solved in such a design environment. Our layeredapproach is that of a virtual machine. We discuss our MESHresearch project in this context.