Compilers: principles, techniques, and tools
Compilers: principles, techniques, and tools
Determining average program execution times and their variance
PLDI '89 Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation
Incremental hardware estimation during hardware/software functional partitioning
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Estimating the Complexity of Synthesized Designs from FSM Specifications
IEEE Design & Test
Controller estimation for FPGA target architectures during high-level synthesis
Proceedings of the 15th international symposium on System Synthesis
Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures
Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems
| Hi-index | 0.00 |
Abstract: It is very undesirable and economically unacceptable to conclude that the hardware device does not have enough room to implement the intended design after one or various long synthesis sessions. In this paper, we present a fast method to estimate the necessary area for an intended design without performing a deep analysis as it usually is the case in synthesis processes.