A methodology for the efficient architectural exploration of energy-delay trade-offs for embedded systems

Authors:
L. Salvemini;M. Sami;D. Sciuto;C. Silvano;V. Zaccaria;R. Zafalon
Affiliations:
ALaRI, Lugano, Switzerland;Politecnico di Milano, Milano, Italy;Politecnico di Milano, Milano, Italy;Politecnico di Milano, Milano, Italy;Politecnico di Milano, Milano, Italy;STMicroelectronics, Agrate B. (MI), Italy
Venue:
Proceedings of the 2003 ACM symposium on Applied computing
Year:
2003

Citing 16
Cited 0

Cache design trade-offs for power and performance optimization: a case study

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Analytical energy dissipation models for low-power caches

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Analysis of power consumption in memory hierarchies

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
A framework for estimation and minimizing energy dissipation of embedded HW/SW systems

DAC '98 Proceedings of the 35th annual Design Automation Conference
Power and performance tradeoffs using various caching strategies

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Filtering Memory References to Increase Energy Efficiency

IEEE Transactions on Computers
System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Energy-driven integrated hardware-software optimizations using SimplePower

Proceedings of the 27th annual international symposium on Computer architecture
Lx: a technology platform for customizable VLIW embedded processing

Proceedings of the 27th annual international symposium on Computer architecture
Architectural and compiler techniques for energy reduction in high-performance microprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy estimation and optimization of embedded VLIW processors based on instruction clustering

Proceedings of the 39th annual Design Automation Conference
Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation

IEEE Design & Test
Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study

ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

The main goal of this paper is to identify the best architecture of an embedded system by considering at the same time energy and delay, avoiding the comprehensive analysis of the architectural design space. We adopt the Energy-Delay Product (EDP) as the evaluation metric to compare the alternative architectures of the target system. The paper analyzes an extended adaptive random search algorithm (ADGREED) to efficiently explore the architectural design space. The ADGREED algorithm is a pseudo-random optimisation algorithm that combines the best potentialities of the adaptive random search (ADRAS) and the Greedy deterministic algorithm. The analysis has been carried out through the architectural optimisation of the memory sub-system of a real-word embedded system executing the set of Mediabench benchmarks for multimedia applications. The reported experimental results have shown a reduction up to one order of magnitude of the number of design alternatives analyzed during the exploration phase, while maintaining very high accuracy.