Synthesis of Full-Adder Circuit Using Reversible Logic

Authors:
Hafiz Hasan Babu;Rafiqul Islam;Syed Mostahed Ali Chowdhury;Ahsan Raja Chowdhury
Affiliations:
-;-;-;-
Venue:
VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Year:
2004

Citing 0
Cited 4

Design of a compact reversible binary coded decimal adder circuit

Journal of Systems Architecture: the EUROMICRO Journal
Efficient approaches for designing reversible Binary Coded Decimal adders

Microelectronics Journal
A novel reversible TSG gate and its application for designing reversible carry look-ahead and other adder architectures

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
On the compact designs of low power reversible decoders and sequential circuits

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

A reversible gate has the equal number of inputs andoutputs and one-to-one mappings between input vectorsand output vectors; so that, the input vector states can bealways uniquely reconstructed from the output vectorstates. This correspondence introduces a reversible full-addercircuit that requires only three reversible gatesand produces least number of "garbage outputs", that istwo. After that, a theorem has been proposed that provesthe optimality of the propounded circuit in terms ofnumber of garbage outputs. An efficient algorithm isalso introduced in this paper that leads to construct areversible circuit.