Static analysis of parameterized loop nests for energy efficient use of data caches

Authors:
Paolo D'Alberto;Alexandru Nicolau;Alexander Veidenbaum;Rajesh Gupta
Affiliations:
Information and Computer Science, Center for Embedded Computer Systems, University of California at Irvine;Information and Computer Science, Center for Embedded Computer Systems, University of California at Irvine;Information and Computer Science, Center for Embedded Computer Systems, University of California at Irvine;Information and Computer Science, Center for Embedded Computer Systems, University of California at Irvine
Venue:
Compilers and operating systems for low power
Year:
2003

Citing 14
Cited 2

A data locality optimizing algorithm

PLDI '91 Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation
Shade: a fast instruction-set simulator for execution profiling

SIGMETRICS '94 Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Cache design trade-offs for power and performance optimization: a case study

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
A quantitative analysis of loop nest locality

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Counting solutions to linear and nonlinear constraints through Ehrhart polynomials: applications to analyze and transform scientific programs

ICS '96 Proceedings of the 10th international conference on Supercomputing
Analytical energy dissipation models for low-power caches

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Advanced compiler design and implementation

Advanced compiler design and implementation
Adapting cache line size to application behavior

ICS '99 Proceedings of the 13th international conference on Supercomputing
Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Cache miss equations: a compiler framework for analyzing and tuning memory behavior

ACM Transactions on Programming Languages and Systems (TOPLAS)
Interface and cache power exploration for core-based embedded system design

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Loop Transformations for Restructuring Compilers: The Foundations

Loop Transformations for Restructuring Compilers: The Foundations
Parametric Analysis of Polyhedral Iteration Spaces

ASAP '96 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
Pursuing the Performance Potential of Dynamic Cache Line Sizes

ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design

Analytical computation of Ehrhart polynomials: enabling more compiler analyses and optimizations

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Integer affine transformations of parametric ℤ-polytopes and applications to loop nest optimization

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Caches are an important part of architectural and compiler low-power strategies by reducing memory accesses and energy per access. In this chapter, we examine efficient utilization of data caches for low power in an adaptive memory hierarchy. We focus on the optimization of data reuse through the static analysis of line size adaptivity. We present an approach that enables the quantification of data misses with respect to cache line size at compile-time. This analysis is implemented in a software package STAMINA. Experimental results demonstrate effectiveness and accuracy of the analytical results compared to alternative simulation based methods.