Delay Fault Testing and Silicon Debug Using Scan Chains

Authors:
Ramyanshu Datta;Antony Sebastine;Jacob A. Abraham
Affiliations:
The University of Texas at Austin;The University of Texas at Austin;The University of Texas at Austin
Venue:
ETS '04 Proceedings of the European Test Symposium, Ninth IEEE
Year:
2004

Citing 0
Cited 5

Real-time lossless compression for silicon debug

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On-Chip Delay Measurement Based Response Analysis for Timing Characterization

Journal of Electronic Testing: Theory and Applications
Embedded debug architecture for bypassing blocking bugs during post-silicon validation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Formal-analysis-based trace computation for post-silicon debug

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A high-precision on-chip path delay measurement architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a novel technique to reuse the existing scanpaths in a chip for delay fault testing and silicon debug. Efficient test and debug techniques for VLSI chips are indispensable in Deep Submicron technologies. A systematic debug scheme is also necessary in order to reduce time-to-market. Due to stringent timing requirements of modern chips, test and debug schemes have to be tailored for detection and debug of functional defects as well as delay faults quickly and efficiently. The proposed technique facilitates an efficient scheme for detecting and debugging delay faults and has minimal area and power overhead.