PRO3: A Hybrid NPU Architecture

Authors:
Ioannis Papaefstathiou;Stylianos Perissakis;Theofanis G. Orphanoudakis;Nikos A. Nikolaou;George Kornaros;Nicholas A. Zervos;George Konstantoulakis;Dionisios N. Pnevmatikatos;Kyriakos Vlachos
Affiliations:
Ellemedia Technologies Technical University of Crete;Ellemedia Technologies;Ellemedia Technologies;Ellemedia Technologies;Ellemedia Technologies;Ellemedia Technologies;InAccess Networks;Technical University of Crete;University of Patras
Venue:
IEEE Micro
Year:
2004

Citing 6
Cited 1

Packet classification on multiple fields

Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication
A fully-programmable memory management system optimizing queue handling at multi gigabit rates

Proceedings of the 40th annual Design Automation Conference
Design and Analysis of a Layer Seven Network Processor Accelerator Using Reconfigurable Logic

FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Network Systems Design with Network Processors, Agere Version

Network Systems Design with Network Processors, Agere Version
IBM PowerNP network processor: Hardware, software, and applications

IBM Journal of Research and Development
Implementing scheduling algorithms in high-speed networks

IEEE Journal on Selected Areas in Communications

Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The PRO3 reduces the overhead incurred by common "brute-force" architectures by using the least-required hardware resources for certain common well-defined tasks.