A Novel Bus Encoding Scheme from Energy and Crosstalk Efficiency Perspective for AMBA Based Generic SoC Systems

Authors:
Zahid Khan;Tughrul Arslan;Ahmet T. Erdogan
Affiliations:
University of Edinburgh and ISLI;University of Edinburgh and ISLI;University of Edinburgh
Venue:
VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Year:
2005

Citing 0
Cited 5

On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Bus encoding schemes for minimizing delay in VLSI interconnects

Proceedings of the 20th annual conference on Integrated circuits and systems design
Multimode embedded compression codec engine for power-aware video coding system

IEEE Transactions on Circuits and Systems for Video Technology
Low-energy-transmission of data on submicron interconnects

WSEAS TRANSACTIONS on COMMUNICATIONS
Learning-based adaptation to applications and environments in a reconfigurable network-on-chip for reducing crosstalk and dynamic power consumption

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

Inter-wire coupling is a major source of power consumption and delay faults for on-chip buses implemented in UDSM SoC Systems. Elimination or minimization of such faults is crucial to the performance and reliability of SoC designs. This paper presents a new on-chip bus encoding scheme targeting high performance generic SoC systems. In addition to its efficiency in terms of power, the scheme reduces delay faults by completely eliminating the most critical type of crosstalk coupling that causes three adjacent wires to undergo Miller-like transition simultaneously. The paper describes the technique, its implementation (using the widely adopted AMBA-AHB SoC bus standard) and provides results indicating between 24% to 38% energy saving for systems implemented in 0.18µm CMOS technology.