Delay evaluation with lumped linear RLC interconnect circuit models

  • Authors:
  • Lawrence T. Pillage;Ronald A. Rohrer

  • Affiliations:
  • -;-

  • Venue:
  • Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI
  • Year:
  • 1989

Quantified Score

Hi-index 0.00

Visualization

Abstract