Cache Contents Selection for Statically-Locked Instruction Caches: An Algorithm Comparison

Authors:
Antonio Marti Campoy;Isabelle Puaut;Angel Perles Ivars;Jose Vicente Busquets Mataix
Affiliations:
Technical University of Valencia;Université de Rennes / IRISA;Technical University of Valencia;Technical University of Valencia
Venue:
ECRTS '05 Proceedings of the 17th Euromicro Conference on Real-Time Systems
Year:
2005

Citing 0
Cited 14

Scalable precision cache analysis for real-time software

ACM Transactions on Embedded Computing Systems (TECS) - Special Section LCTES'05
Compile-time decided instruction cache locking using worst-case execution paths

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Accelerating WCET-driven optimizations by the invariant path paradigm: a case study of loop unswitching

Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems
Optimal static WCET-aware scratchpad allocation of program code

Proceedings of the 46th Annual Design Automation Conference
A compiler framework for the reduction of worst-case execution times

Real-Time Systems
An algorithm for deciding minimal cache sizes in real-time systems

Proceedings of the 13th annual conference on Genetic and evolutionary computation
Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems

Journal of Systems Architecture: the EUROMICRO Journal
Approximating Pareto optimal compiler optimization sequences—a trade-off between WCET, ACET and code size

Software—Practice & Experience
Instruction cache locking for multi-task real-time embedded systems

Real-Time Systems
WCET-centric partial instruction cache locking

Proceedings of the 49th Annual Design Automation Conference
WCET-aware static locking of instruction caches

Proceedings of the Tenth International Symposium on Code Generation and Optimization
Timing analysis of concurrent programs running on shared cache multi-cores

Real-Time Systems
Optimising task layout to increase schedulability via reduced cache related pre-emption delays

Proceedings of the 20th International Conference on Real-Time and Network Systems
Integrated instruction cache analysis and locking in multitasking real-time systems

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a general framework for analyzing and designing embedded systems with energy and timing requirements. A set of realistic assumptions is considered in the model in order to apply the results in practical realtime applications. For ...