FlexPath NP: a network processor concept with application-driven flexible processing paths

Authors:
Rainer Ohlendorf;Andreas Herkersdorf;Thomas Wild
Affiliations:
Munich University of Technology, Munich, Germany;Munich University of Technology, Munich, Germany;Munich University of Technology, Munich, Germany
Venue:
CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2005

Citing 4
Cited 7

Programming challenges in network processor deployment

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Will Network Processor Units Live Up to Their Promise?

Computer
IBM PowerNP network processor: Hardware, software, and applications

IBM Journal of Research and Development
Beyond best effort: router architectures for the differentiated services of tomorrow's Internet

IEEE Communications Magazine

Performance evaluation for system-on-chip architectures using trace-based transaction level simulation

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Simulated and measured performance evaluation of RISC-based SoC platforms in network processing applications

Journal of Systems Architecture: the EUROMICRO Journal
A processing path dispatcher in network processor MPSoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Quantitative analysis of packet-processing applications regarding architectural guidelines for network-processing-engine development

Journal of Systems Architecture: the EUROMICRO Journal
A hardware packet re-sequencer unit for network processors

ARCS'08 Proceedings of the 21st international conference on Architecture of computing systems
A path switching scheme for SCTP based on round trip delays

Computers & Mathematics with Applications
Instruction set architectural guidelines for embedded packet-processing engines

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP) application sub-functions onto both SW programmable processor (CPU) resources and (re-)configurable HW building blocks, such that different packet flows are forwarded via different, optimized processing paths through the NP. Packets with well understood, relatively simple processing requirements may even bypass the central CPU complex (AutoRoute). In consequence, CPU processing resources are more effectively used and the overall NP performance and throughput are improved compared to conventional NP architectures. We present analytical performance estimations to quantify the performance advantage of FlexPath (expressed as available CPU instructions for each packet traversing the CPUs) and introduce a platform-based System on Programmable Chip (SoPC) based architecture which implements the FlexPath NP concept.