Performance evaluation for system-on-chip architectures using trace-based transaction level simulation

Authors:
T. Wild;A. Herkersdorf;R. Ohlendorf
Affiliations:
Technical University of Munich, Munich, Germany;Technical University of Munich, Munich, Germany;Technical University of Munich, Munich, Germany
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 13
Cited 6

Hardware-software co-design of embedded systems: the POLIS approach

Hardware-software co-design of embedded systems: the POLIS approach
Fast performance analysis of bus-based system-on-chip communication architectures

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
The click modular router

ACM Transactions on Computer Systems (TOCS)
A trace transformation technique for communication refinement

Proceedings of the ninth international symposium on Hardware/software codesign
System Design with SystemC

System Design with SystemC
StepNP: A System-Level Exploration Platform for Network Processors

IEEE Design & Test
A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems

IEEE Transactions on Parallel and Distributed Systems
Metropolis: An Integrated Electronic System Design Environment

Computer
Trace driven modeling: Review and overview

ANSS '73 Proceedings of the 1st symposium on Simulation of computer systems
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Transaction Level Modeling: Flows and Use Models

CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004
FlexPath NP: a network processor concept with application-driven flexible processing paths

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
SystemQ: a queuing-based approach to architecture performance evaluation with systemc

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Simulated and measured performance evaluation of RISC-based SoC platforms in network processing applications

Journal of Systems Architecture: the EUROMICRO Journal
Transaction level model simulator for NoC-based MPSoC platform

IMCAS'07 Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and Systems
Multiprocessor performance estimation using hybrid simulation

Proceedings of the 45th annual Design Automation Conference
Assertion-based performance analysis for OCP systems

CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
SDL/virtual prototype co-design for rapid architectural exploration of a mobile phone platform

SDL'09 Proceedings of the 14th international SDL conference on Design for motes and mobiles
A fast and effective dynamic trace-based method for analyzing architectural performance

Proceedings of the 16th Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The ever increasing complexity and heterogeneity of modern System-on-Chip (SoC) architectures make an early and systematic exploration of alternative solutions mandatory. Efficient performance evaluation methods are of highest importance for a broad search in the solution space. In this paper we present an approach that captures the SoC functionality for each architecture resource as sequences of trace primitives. These primitives are translated at simulation runtime into transactions and superposed on the system architecture. The method uses SystemC as modeling language, requires low modeling effort and yet provides accurate results within reasonable turnaround times. A concluding application example demonstrates the effectiveness of our approach.