A fast and effective dynamic trace-based method for analyzing architectural performance

Authors:
Yi-Siou Chen;Lih-Yih Chiou;Hsun-Hsiang Chang
Affiliations:
National Cheng Kung University, Tainan, Taiwan;National Cheng Kung University, Tainan, Taiwan;National Cheng Kung University, Tainan, Taiwan
Venue:
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Year:
2011

Citing 13
Cited 0

Exploring Embedded-Systems Architectures with Artemis

Computer
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Schedule-aware performance estimation of communication architecture for efficient design space exploration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting TLM and object introspection for system-level simulation

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Performance evaluation for system-on-chip architectures using trace-based transaction level simulation

Proceedings of the conference on Design, automation and test in Europe: Proceedings
GreenBus: a generic interconnect fabric for transaction level modelling

Proceedings of the 43rd annual Design Automation Conference
Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
An MPSoC Performance Estimation Framework Using Transaction Level Modeling

RTCSA '07 Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Fast exploration of bus-based communication architectures at the CCATB abstraction

ACM Transactions on Embedded Computing Systems (TECS)
A method for the efficient development of timed and untimed transaction-level models of systems-on-chip

Proceedings of the conference on Design, automation and test in Europe
Multi-granularity sampling for simulating concurrent heterogeneous applications

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Efficient exploration of bus-based system-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
System-level performance analysis for designing on-chip communication architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Performance estimation at system-level involves quantitative analysis to allow designers to evaluate alternative architectures before implementation. However, designers must spend a tremendous amount of time in system remodeling for performance estimation for each alternative solution in a huge design space. The effort required for system remodeling prolongs the exploration step. Furthermore, the accuracy and speed of performance analysis affects the effectiveness of architectural exploration. This work presents an architectural performance analysis using a dynamic trace-based method (APDT) to reduce the effort required for system remodeling and the time required to estimate performance during architecture exploration, thereby improving the effectiveness of that exploration. Experimental results demonstrate that the APDT approach is faster than the bus functional-level simulation on CoWare with a minor average deviation.