Partitioning and Pipelined Scheduling of Embedded System Using Integer Linear Programming

Authors:
Shiann-Rong Kuang;Chin-Yang Chen;Ren-Zheng Liao
Affiliations:
Department of Computer Science Engineering National Sun Yat-Sen University Kaohsiung, Taiwan;Department of Computer Science Engineering National Sun Yat-Sen University Kaohsiung, Taiwan;Department of Computer Science Engineering National Sun Yat-Sen University Kaohsiung, Taiwan
Venue:
ICPADS '05 Proceedings of the 11th International Conference on Parallel and Distributed Systems - Workshops - Volume 02
Year:
2005

Citing 0
Cited 8

Integrated scratchpad memory optimization and task scheduling for MPSoC architectures

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Synthesis of heterogeneous pipelined multiprocessor systems using ILP: jpeg case study

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
A design flow for application specific heterogeneous pipelined multiprocessor systems

Proceedings of the 46th Annual Design Automation Conference
Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study

Proceedings of the 48th Design Automation Conference
Robust Software Partitioning with Multiple Instantiation

INFORMS Journal on Computing
A dependency aware task partitioning and scheduling algorithm for hardware-software codesign on MPSoCs

ICA3PP'12 Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, an integer linear programming (ILP) based approach is proposed for integrated hardware/software (HW/SW) partitioning and pipelined scheduling of embedded systems for multimedia applications. The ILP approach not only partitions and maps each computation task of a particular multimedia application onto a component of the heterogeneous multiprocessor architecture, but also schedules and pipelines the execution of these computation tasks while considering communication time. The objective is to minimize the total component cost and the number of pipeline stages subject to the throughput constraint on the pipelined architecture. Experiments on two real multimedia applications are used to demonstrate the effectiveness of the proposed approach.