Hardware Testing For Error Tolerant Multimedia Compression based on Linear Transforms

Authors:
In Suk Chong;Antonio Ortega
Affiliations:
University of Southern California;University of Southern California
Venue:
DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Year:
2005

Citing 0
Cited 10

Estimating Error Rate in Defective Logic Using Signature Analysis

IEEE Transactions on Computers
Reduction of detected acceptable faults for yield improvement via error-tolerance

Proceedings of the conference on Design, automation and test in Europe
Multi-vector tests: a path to perfect error-rate testing

Proceedings of the conference on Design, automation and test in Europe
Threshold testing: improving yield for nanoscale VLSI

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hardware that produces bounded rather than exact results

Proceedings of the 47th Design Automation Conference
Approximate logic synthesis for error tolerant applications

Proceedings of the Conference on Design, Automation and Test in Europe
Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
AppAdapt: opportunistic application adaptation in presence of hardware variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Simulated Annealing Inspired Test Optimization Method for Enhanced Detection of Highly Critical Faults and Defects

Journal of Electronic Testing: Theory and Applications
Neural Network Guided Spatial Fault Resilience in Array Processors

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a system-level error tolerance scheme for systems where a linear transform is combined with quantization. These are key components in multimedia compression systems, e.g., video and image codecs. Using the concept of acceptable degradation, our scheme classifies hardware faults into acceptable and unacceptable faults. We propose analysis techniques that allow us to estimate the faults驴 impact on compression performance, and in particular on the quality of decoded images/video. We consider as an example the Discrete Cosine Transform (DCT), which is part of a large number of existing image and video compression systems. We propose methods to establish thresholds of acceptable degradation and corresponding testing algorithms for DCT-based systems. Our results for a JPEG encoder using a typical DCT architecture show that over 50% of single stuck-at interconnection faults in one of its 1D DCT modules lead to imperceptible quality degradation in the decoded images, over the complete range of compression rates at which JPEG can operate.