What is evolutionary computation?
IEEE Spectrum
Quantum computation and quantum information
Quantum computation and quantum information
Modeling, Analysis, and Self-Management of Electronic Textiles
IEEE Transactions on Computers
Analysis and Testing for Error Tolerant Motion Estimation
DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Hardware Testing For Error Tolerant Multimedia Compression based on Linear Transforms
DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Threshold testing: Covering bridging and other realistic faults
ATS '05 Proceedings of the 14th Asian Test Symposium on Asian Test Symposium
An Error-Oriented Test Methodology to Improve Yield with Error-Tolerance
VTS '06 Proceedings of the 24th IEEE VLSI Test Symposium
Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Journal of VLSI Signal Processing Systems
Energy-efficient motion estimation using error-tolerance
Proceedings of the 2006 international symposium on Low power electronics and design
Estimating Error Rate in Defective Logic Using Signature Analysis
IEEE Transactions on Computers
Reduction of detected acceptable faults for yield improvement via error-tolerance
Proceedings of the conference on Design, automation and test in Europe
An Illustrated Methodology for Analysis of Error Tolerance
IEEE Design & Test
Multi-vector tests: a path to perfect error-rate testing
Proceedings of the conference on Design, automation and test in Europe
A platform-based design environment for synthetic biological systems
The Fifth Richard Tapia Celebration of Diversity in Computing Conference: Intellect, Initiatives, Insight, and Innovations
Irregular designs for two-state systematic with serial concatenated parity codes
MILCOM'06 Proceedings of the 2006 IEEE conference on Military communications
Dynamic effort scaling: managing the quality-efficiency tradeoff
Proceedings of the 48th Design Automation Conference
MACACO: modeling and analysis of circuits for approximate computing
Proceedings of the International Conference on Computer-Aided Design
Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling
ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Probabilistic Embedded Computing
A new paradigm for trading off yield, area and performance to enhance performance per wafer
Proceedings of the Conference on Design, Automation and Test in Europe
On reconfiguration-oriented approximate adder design and its application
Proceedings of the International Conference on Computer-Aided Design
| Hi-index | 0.00 |
Technological achievements have made it possible to: fabricate CMOS circuits with over a billion transistors; implement Boolean operations using quantum devices and/or the spin of an electron; implement transformations using bio and molecular based cells. Problems with many of these technologies are due to such factors as process variations, defects and impurities in materials and solutions, and noise. Consequently, many systems built from these technologies operate imperfectly. Luckily there are many complex and large-market systems (applications) that tolerate acceptable though not always correct results. In addition, there is emerging a body of mathematical analysis related to imperfect computation. In this paper we first introduce the concepts of acceptable error-tolerance and acceptable performance degradation, and demonstrate how important attributes of these concepts can be quantified. We interlace this discussion with several examples of systems that can effectively employ these two concepts. Next we mention several immerging technologies that motivate the need to study these concepts as well as related mathematical paradigms. Finally we will list a few CAD issues that are needed to support this new form of technological revolution.