Hitting the memory wall: implications of the obvious
ACM SIGARCH Computer Architecture News
Computer Architecture: A Quantitative Approach
Computer Architecture: A Quantitative Approach
Performance Sensitivity Studies for Strategic Applications
DOD_UGC '05 Proceedings of the 2005 Users Group Conference on 2005 Users Group Conference
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy
Proceedings of the 43rd annual Design Automation Conference
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Strategies for improving the parametric yield and profits of 3D ICs
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Parametric yield management for 3D ICs: Models and strategies for improvement
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration
ACM Transactions on Design Automation of Electronic Systems (TODAES)
A case for multi-channel memories in video recording
Proceedings of the Conference on Design, Automation and Test in Europe
A 3-D cache with ultra-wide data bus for 3-D processor-memory integration
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A qualitative security analysis of a new class of 3-d integrated crypto co-processors
Cryptography and Security
| Hi-index | 0.00 |
A primary bottleneck in the performance of a processor is in its communication with memory. By allowing the placement of processor and memory in adjacent layers, 3D design provides significant relief, reducing the communication latency. This article studies the impact of 3D design bycomparing the cycles per instruction of such a design with various alternatives.