Accelerated verification of RTL assertions based on satisfiability solvers

  • Authors:
  • R. Fraer;S. Ikram;G. Kamhi;T. Leonard;A. Mokkedem

  • Affiliations:
  • Logic & Validation Technol., Intel Corp., Haifa, Israel;Architectures & Compilers for Embedded Syst. (ACES), California Univ., Irvine, CA, USA;IBM Res. Lab., Haifa, Israel;Eindhoven Univ. of Technol., Netherlands;Eindhoven Univ. of Technol., Netherlands

  • Venue:
  • HLDVT '02 Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

RTL assertions play an increasing role in the validation process. The high capacity and usability of Bounded Model Checking (BMC) make it especially attractive for the verification of such assertions. However, BMC is usually used to check a single property for a given bound, while here we are dealing with hundreds of properties each one requiring a different bound. We propose in this paper a new BMC algorithm that checks multiple properties simultaneously, and yet it is able to detect which properties failed or passed on an individual basis., Moreover, we show that our verification checks are stronger, as they can succeed in proving more properties than the classic algorithm.