An equivalence checking methodology for hardware oriented C-based specifications

Authors:
H. Saito;T. Ogawa;T. Sakunkonchak;M. Fujita;T. Nanya
Affiliations:
Res. Center for Adv. Sci. & Technol., Univ. of Tokyo, Japan;California Univ., Riverside, CA, USA;California Univ., Riverside, CA, USA;Eindhoven Univ. of Technol., Netherlands;Eindhoven Univ. of Technol., Netherlands
Venue:
HLDVT '02 Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop
Year:
2002

Citing 0
Cited 8

Functional Validation of System Level Static Scheduling

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Cutpoints for formal equivalence verification of embedded software

Proceedings of the 5th ACM international conference on Embedded software
Partitioned model checking from software specifications

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Engineering changes in field modifiable architectures

Formal methods and models for system design
Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification

Proceedings of the 43rd annual Design Automation Conference
Verification of system level model transformations

International Journal of Parallel Programming
Formal equivalence checking for loop optimization in C programs without unrolling

ACST'07 Proceedings of the third conference on IASTED International Conference: Advances in Computer Science and Technology
Design Validation by Symbolic Simulation and Equivalence Checking: A Case Study in Memory Optimization for Image Manipulation

SOFSEM '09 Proceedings of the 35th Conference on Current Trends in Theory and Practice of Computer Science

Quantified Score

Hi-index	0.00

Visualization

Abstract

Verification to validate designs is one of the important tasks in VLSI design flow. Due to the great advances in integration, verification for whole designs is getting more and more difficult. To solve this problem in early stages of design flows, we suggest a formal equivalence checking method for given two C-based hardware oriented specifications (C descriptions). To verify large C descriptions efficiently, we use textual differences in the two C descriptions and verify them in terms, of symbolic simulation. We believe that our approach will be useful where two specifications to be verified are very close, which is a very common situation in practical designs.