Full-custom vs. standard-cell design flow: an adder case study

Authors:
Henrik Eriksson;Per Larsson-Edefors;Tomas Henriksson;Christer Svensson
Affiliations:
Chalmers University of Technology, Göteborg, Sweden;Chalmers University of Technology, Göteborg, Sweden;Linköping University, Linköping, Sweden;Linköping University, Linköping, Sweden
Venue:
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Year:
2003

Citing 3
Cited 2

Closing the gap between ASIC and custom: an ASIC perspective

Proceedings of the 37th Annual Design Automation Conference
The role of custom design in ASIC Chips

Proceedings of the 37th Annual Design Automation Conference
A Family of Adders

ARITH '01 Proceedings of the 15th IEEE Symposium on Computer Arithmetic

High speed, low power 8t full adder cell with 45% improvement in threshold loss problem

ICNVS'10 Proceedings of the 12th international conference on Networking, VLSI and signal processing
A novel CMOS 1-bit 8T full adder cell

WSEAS TRANSACTIONS on SYSTEMS

Quantified Score

Hi-index	0.00

Visualization

Abstract

Full-custom design is considered superior to standard-cell design when a high-performance circuit is requested. The structured routing of critical wires is considered to be the most important contributor to this performance gap. However, this is only true for bitsliced designs, such as ripple-carry adders, but not for designs with inter-bitslice interconnections spanning several bitslices, such as tree adders and reduction-tree multipliers. It is found that standard-cell design techniques scale better with the data width than full-custom bitsliced layouts for designs dominated by inter-bitslice interconnections.