Closing the gap between ASIC and custom: an ASIC perspective

Authors:
D. G. Chinnery;K. Keutzer
Affiliations:
-;-
Venue:
Proceedings of the 37th Annual Design Automation Conference
Year:
2000

Citing 0
Cited 15

Future performance challenges in nanometer design

Proceedings of the 38th annual Design Automation Conference
Achieving 550 MHz in an ASIC methodology

Proceedings of the 38th annual Design Automation Conference
A general probabilistic framework for worst case timing analysis

Proceedings of the 39th annual Design Automation Conference
Power-efficient flexible processor architecture for embedded applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
A High-Speed Transceiver Architecture Implementable as Synthesizable IP Core

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Design methodology for semi custom processor cores

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Re-synthesis for delay variation tolerance

Proceedings of the 41st annual Design Automation Conference
Full-custom vs. standard-cell design flow: an adder case study

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Interval-based robust statistical techniques for non-negative convex functions, with application to timing analysis of computer chips

Proceedings of the 2006 ACM symposium on Applied computing
A new LP based incremental timing driven placement for high performance designs

Proceedings of the 43rd annual Design Automation Conference
SEED: scalable, efficient enforcement of dependences

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
SIMPPL: an adaptable SoC framework using a programmable controller IP interface to facilitate design reuse

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Optimal technology selection for minimizing energy and variability in low voltage applications

Proceedings of the 13th international symposium on Low power electronics and design
The PUF promise

TRUST'10 Proceedings of the 3rd international conference on Trust and trustworthy computing
Implementation of FFT on General-Purpose Architectures for FPGA

International Journal of Embedded and Real-Time Communication Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We investigate the differences in speed between application-specific integrated circuits and custom integrated circuits when each are implemented in the same process technology, with some examples in 0.25 micron CMOS. We first attempt to account for the elements that make the performance different and then examine ways in which tools and methodologies may close the performance gap between application-specific integrated circuits and custom circuits.