Low-power techniques for network security processors

Authors:
Yi-Ping You;Chun-Yen Tseng;Yu-Hui Huang;Po-Chiun Huang;TingTing Hwang;Sheng-Yu Hsu
Affiliations:
National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;Industrual Technology Research Insitude, Hsinchu, Taiwan
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 9
Cited 0

A survey of optimization techniques targeting low power VLSI circuits

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

Journal of the ACM (JACM)
Low power design challenges for the decade (invited talk)

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Potential slack: an effective metric of combinational circuit performance

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Subthreshold leakage modeling and reduction techniques

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Low power design using dual threshold voltage

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Power-Aware scheduling for parallel security processors with analytical models

LCPC'04 Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing
A high-throughput low-cost AES processor

IEEE Communications Magazine

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present several techniques for low-power design, including a descriptor-based low-power scheduling algorithm, design of dynamic voltage generator, and dual threshold voltage assignments, for network security processors. The experiments show that the proposed methods and designs provide the opportunity for network security processors to achieve the goals of both high performance and low power.