An efficient deblocking filter architecture with 2-dimensional parallel memory for H.264/AVC

Authors:
Lingfeng Li;Satoshi Goto;Takeshi Ikenaga
Affiliations:
Waseda University, Kitakyushu, Japan;Waseda University, Kitakyushu, Japan;Waseda University, Kitakyushu, Japan
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 5
Cited 8

Architecture design for deblocking filter in H.264/JVT/AVC

ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
An efficient architecture for adaptive deblocking filter of H.264/AVC video coding

IEEE Transactions on Consumer Electronics
Overview of the H.264/AVC video coding standard

IEEE Transactions on Circuits and Systems for Video Technology
Adaptive deblocking filter

IEEE Transactions on Circuits and Systems for Video Technology
H.264/AVC baseline profile decoder complexity analysis

IEEE Transactions on Circuits and Systems for Video Technology

A near optimal deblocking filter for H.264 advanced video coding

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Configurable data memory for multimedia processing

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
A Fast-Deblocking Boundary-strength Based Architecture Design of Deblocking Filter in H.264/AVC Applications

Journal of Signal Processing Systems
High performance architecture of an application specific processor for the H.264 deblocking filter

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Partial access conflict-relieving programmable address shuffler for parallel memory system in multi-core processor

Microprocessors & Microsystems
A two-result-per-cycle deblocking filter architecture for QFHD H.264/AVC decoder

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Practical design space exploration of an h264 decoder for handheld devices using a virtual platform

PATMOS'09 Proceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
A Bit-Rate Aware Scalable H.264/AVC Deblocking Filter Using Dynamic Partial Reconfiguration

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present an efficient architecture for deblocking filter in H.264/AVC. A novel 2-dimensional parallel memory scheme is employed in order to achieve highly efficient parallel access in both horizontal and vertical directions. By using this parallel memory scheme, we also eliminate the need for a transpose circuit. Our design is implemented under 0.35μm technology. Synthesis results show that the equivalent gate count is only 9.35K (not including SRAMs) when the maximum frequency is 100MHz.