Noise margin analysis for dynamic logic circuits

Authors:
Suwen Yang;M. Greenstreet
Affiliations:
Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada;Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada
Venue:
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Year:
2005

Citing 3
Cited 1

Noise in deep submicron digital design

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Noise propagation and failure criteria for VLSI designs

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Output Prediction Logic: A High-Performance CMOS Design Technique

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors

Simulating improbable events

Proceedings of the 44th annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

We consider the problem of noise margin analysis for dynamic logic circuits. Because such circuits operate in multiple phases, their noise immunity is also time varying. We formulate noise margin analysis as a non-linear optimization problem where we find the smallest disturbance waveform that results in a qualitative change in the behavior of the circuit. We present a practical method for solving these optimization problems based on deriving a sensitivity matrix for the small-signal response of the circuit. We use our approach to compare the robustness of static CMOS gates, self-resetting domino, and output prediction logic.