System-level scheduling on instruction cell based reconfigurable systems

Authors:
Ying Yi;Ioannis Nousias;Mark Milward;Sami Khawam;Tughrul Arslan;Iain Lindsay
Affiliations:
University of Edinburgh, Edinburgh;University of Edinburgh, Edinburgh;University of Edinburgh, Edinburgh;University of Edinburgh, Edinburgh;University of Edinburgh, Edinburgh;University of Edinburgh, Edinburgh
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 7
Cited 5

Fast and near optimal scheduling in automatic data path synthesis

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

Journal of VLSI Signal Processing Systems
A Development Environment for Horizontal Microcode

IEEE Transactions on Software Engineering
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
Compiler optimization on VLIW instruction scheduling for low power

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Augmenting a microprocessor with reconfigurable hardware

Augmenting a microprocessor with reconfigurable hardware

Pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture

Proceedings of the conference on Design, automation and test in Europe
Operation chaining asynchronous pipelined circuits

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
The reconfigurable instruction cell array

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Automated dynamic throughput-constrained structural-level pipelining in streaming applications

Proceedings of the conference on Design, automation and test in Europe
Code compression and decompression for coarse-grain reconfigurable architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new operation chaining reconfigurable scheduling algorithm (CRS) based on list scheduling that maximizes instruction level parallelism available in distributed high performance instruction cell based reconfigurable systems. Unlike other typical scheduling methods, it considers the placement and routing effect, register assignment and advanced operation chaining compilation technique to generate higher performance scheduled code. The effectiveness of this approach is demonstrated here using a recently developed industrial distributed reconfigurable instruction cell based architecture [11]. The results show that schedules using this approach achieve equivalent throughput to VLIW architectures but at much lower power consumption.