Optimizing system models for simulation efficiency

Authors:
Shekhar A. Sharad;Sandeep Kumar Shukla
Affiliations:
Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, Virginia;Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, Virginia
Venue:
Formal methods and models for system design
Year:
2004

Citing 6
Cited 1

Communicating sequential processes

Communicating sequential processes
High-level synthesis: introduction to chip and system design

High-level synthesis: introduction to chip and system design
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Efficient simulation of synthesis-oriented system level designs

Proceedings of the 15th international symposium on System Synthesis
Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation

Proceedings of the conference on Design, automation and test in Europe
An Esterel compiler for large control-dominated systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

On the use of GP-GPUs for accelerating compute-intensive EDA applications

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This chapter describes algorithmic ways to transform a multi-threaded SystemC model into a non-threaded model for simulation efficiency. Such a transformation must be correctness preserving, and the transformed model must simulate the original model. We show simulation results to establish the efficiency enhancement by the systematic transformation.