A network security processor design based on an integrated SOC design and test platform

Authors:
Chen-Hsing Wang;Chih-Yen Lo;Min-Sheng Lee;Jen-Chieh Yeh;Chih-Tsun Huang;Cheng-Wen Wu;Shi-Yu Huang
Affiliations:
NTHU, Hsinchu, Taiwan;NTHU, Hsinchu, Taiwan;NTHU, Hsinchu, Taiwan;NTHU, Hsinchu, Taiwan;NTHU, Hsinchu, Taiwan;NTHU, Hsinchu, Taiwan;NTHU, Hsinchu, Taiwan
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 7
Cited 2

CryptoManiac: a fast flexible architecture for secure communication

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
BRAINS: A BIST Compiler for Embedded Memories

DFT '00 Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Benefits and challenges for platform-based design

Proceedings of the 41st annual Design Automation Conference
Power estimation starategies for a low-power security processor

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Design and test of a scalable security processor

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
System-level design space exploration for security processor prototyping in analytical approaches

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Design and implementation of a private and public key crypto processor and its application to a security system

IEEE Transactions on Consumer Electronics

A Gbps IPSec SSL Security Processor Design and Implementation in an FPGA Prototyping Platform

Journal of Signal Processing Systems
SOC test architecture and method for 3-D ICs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a generic Network Security Processor (NSP) design suitable for a wide range of security related protocols in wired or wireless network applications.Following the platform-based design methodology, we develop four specific platforms, i.e., architecture platform, EDA platform, Design-for-Testability (DFT) platform, and prototyping platform, for our NSP design.With these platforms, design of the NSP chip becomes more efficient and systematic.A prototype chip of the NSP has been implemented and fabricated with a 0.18μm CMOS technology.The chip area is 5mmx5mm (with 1M gates approximately), including I/O pads.The operating clock rate is 80MHz.The best performance of the crypto-engines is 1.025Gbps for AES, 1.652Mbps for RSA, 125.9/157.65Mbps for HMAC-SHA1/MD5, and 2.56Gbps for random number generator.Comparison result shows that our NSP is efficient in terms of performance, flexibility and scalability.