System-level design space exploration for security processor prototyping in analytical approaches

Authors:
Yung Chia Lin;Chung Wen Huang;Jenq Kuen Lee
Affiliations:
The National Tsing Hua University, Hsinchu, Taiwan;The National Tsing Hua University, Hsinchu, Taiwan;The National Tsing Hua University, Hsinchu, Taiwan
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 11
Cited 1

Building analytical models into an interactive performance prediction tool

Proceedings of the 1989 ACM/IEEE conference on Supercomputing
Performance evaluation and prediction for parallel algorithms on the BBN GP1000

ICS '90 Proceedings of the 4th international conference on Supercomputing
System design methodologies for a wireless security processing platform

Proceedings of the 39th annual Design Automation Conference
Computer Architecture and Parallel Processing

Computer Architecture and Parallel Processing
Combining a Performance Estimation Methodology with a Hardware/Software Codesign Flow Supporting Multiprocessor Systems

IEEE Transactions on Software Engineering
Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
A hierarchical modeling framework for on-chip communication architectures

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Exploring Advanced Architectures Using Performance Prediction

IWIA '02 Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02)
Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
An HMAC processor with integrated SHA-1 and MD5 algorithms

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
A highly efficient AES cipher chip

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

A network security processor design based on an integrated SOC design and test platform

Proceedings of the 43rd annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The customization of architectures in designing the security processor-based systems typically involves timeconsuming simulation and sophisticated analysis in the exploration of design spaces. In this paper, we present an analytical modeling strategy for synoptically exploring of the candidate architectures of security processor-based systems. of We demonstrate examples to employ our analytical models for design space explorations of embedded security systems to deal with scalability issues and architecture constraints. The experiments with the cycle-accurate simulation exhibit the applicability of analytical modeling: average prediction error is less than 10% while speed improvement is in several orders of magnitude.