Scheduling refinement in abstract RTOS models

Authors:
Fabiano Hessel;Vitor M. Da Rosa;Carlos Eduardo Reif;César Marcon;Tatiana Gadelha Serra Dos Santos
Affiliations:
Pontifícia Universidade Católica do Rio Grande do Sul, RS, Brazil;Pontifícia Universidade Católica do Rio Grande do Sul, RS, Brazil;Pontifícia Universidade Católica do Rio Grande do Sul, RS, Brazil;Univeridade Federal do Rio Grande do Sul, RS, Brazil;Universidade de Santa Cruz do Sul, RS, Brazil
Venue:
ACM Transactions on Embedded Computing Systems (TECS)
Year:
2006

Citing 11
Cited 3

Operating system based software generation for systems-on-chip

Proceedings of the 37th Annual Design Automation Conference
Task generation and compile-time scheduling for mixed data-control embedded software

Proceedings of the 37th Annual Design Automation Conference
Computers as components: principles of embedded computing system design

Computers as components: principles of embedded computing system design
System Design with SystemC

System Design with SystemC
Operating System Concepts

Operating System Concepts
Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Synthesizing operating system based device drivers in embedded systems

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Hardware support for real-time operating systems

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
RTOS Modeling for System Level Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Combining architecture exploration and a path to implementation to build a complete SoC design flow from system specification to RTL

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Framework for performance analysis of RTOS-enabled embedded systems on FPGA

SPECTS'09 Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems
Assertion-based verification of RTOS properties

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.01

Visualization

Abstract

Scheduling decision for real-time embedded software applications has a great impact on system performance and, therefore, is an important issue in RTOS design. Moreover, it is highly desirable to have the system designer able to evaluate and select the right scheduling policy at high abstraction levels, in order to allow faster exploration of the design space. In this paper, we address this problem by introducing an abstract RTOS model, as well as a new approach to refine an unscheduled high-level model to a high-level model with RTOS scheduling. This approach is based on SystemC language and enables the system designer to quickly evaluate different dynamic scheduling policies and make the optimal choice in early design stages. Furthermore, we present a case of study where our model is used to simulate and analyze a telecom system.