Adaptation in natural and artificial systems
Adaptation in natural and artificial systems
Modern heuristic techniques for combinatorial problems
Real-time object-oriented modeling
Real-time object-oriented modeling
Characterizing processor architectures for programmable network interfaces
Proceedings of the 14th international conference on Supercomputing
Proceedings of the conference on Design, automation and test in Europe
Embedded UML: a merger of real-time UML and co-design
Proceedings of the ninth international symposium on Hardware/software codesign
Utilizing UML in SDL-based development
Computer Networks: The International Journal of Computer and Telecommunications Networking - special issue on MSC and SDL in project life cycles
SystemC: a modeling platform supporting multiple design abstractions
Proceedings of the 14th international symposium on Systems synthesis
An Introduction to Genetic Algorithms
An Introduction to Genetic Algorithms
Computer Architecture: Pipelined and Parallel Processor Design
Computer Architecture: Pipelined and Parallel Processor Design
Genetic Algorithms in Search, Optimization and Machine Learning
Genetic Algorithms in Search, Optimization and Machine Learning
Communication and Concurrency
Multi-Objective Optimization Using Evolutionary Algorithms
Multi-Objective Optimization Using Evolutionary Algorithms
Real-time UML-based performance engineering to aid manager's decisions in multi-project planning
WOSP '02 Proceedings of the 3rd international workshop on Software and performance
NetBench: a benchmarking suite for network processors
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Lamarckian Evolution, The Baldwin Effect and Function Optimization
PPSN III Proceedings of the International Conference on Evolutionary Computation. The Third Conference on Parallel Problem Solving from Nature: Parallel Problem Solving from Nature
Performance modelling of a network processor using POOSL
Computer Networks: The International Journal of Computer and Telecommunications Networking - Network processors
Multi-objective design space exploration using genetic algorithms
Proceedings of the tenth international symposium on Hardware/software codesign
Hardware Software Partitioning Using Genetic Algorithm
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
An Object Oriented Programming Approach for Hardware Design
WVLSI '99 Proceedings of the IEEE Computer Society Workshop on VLSI'99
Computer Architecture: A Quantitative Approach
Computer Architecture: A Quantitative Approach
Proceedings of the 2004 ACM symposium on Applied computing
CommBench-a telecommunications benchmark for network processors
ISPASS '00 Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software
Object-oriented modelling and specification using SHE
Computer Languages
Exploring the sensitivity to representation of an evolutionary algorithm for the design of shapes
C&C '11 Proceedings of the 8th ACM conference on Creativity and cognition
Hi-index | 0.00 |
In this paper we present a framework for design space exploration of a network processor, that incorporates parameterisation, power and cost analysis. This method utilises multi-objective evolutionary algorithms and object oriented analysis and design. Using this approach an engineer specifies certain hard and soft performance requirements for a multi-processor system, and allows it to be generated automatically by competitive evolution/optimisation, thus obviating the need for detailed design. To make the proposal concrete, we use the Intel IXP1200 network processor as a baseline complex system design and show how various improvements can be make to this architecture by evolutionary/competitive design. Various approaches to multi-objective optimisation (Darwin, Lamarck Baldwin, etc.) are compared and contrasted in their ability to generate architectures meeting various constraints. We also present an assessment of a proposed architecture with reference to four different packet processing roles. The merits of an "island clocking" scheme versus a "common clocking" scheme are also discussed. Our paper highlights the flexibility that this framework bestows on the designer, along with the potential to achieve cost savings and performance improvement.