The Future of Simulation: A Field of Dreams

Authors:
Joshua J. Yi;Lieven Eeckhout;David J. Lilja;Brad Calder;Lizy K. John;James E. Smith
Affiliations:
Freescale Semiconductor;Ghent University;University of Minnesota, Minneapolis;University of California, San Diego;University of Texas at Austin;University of Wisconsin-Madison
Venue:
Computer
Year:
2006

Citing 22
Cited 12

Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems

IEEE Transactions on Computers
Systematic computer architecture prototyping

Systematic computer architecture prototyping
Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation

IEEE Transactions on Computers
HLS: combining statistical and symbolic simulation to guide microprocessor designs

Proceedings of the 27th annual international symposium on Computer architecture
Automatically characterizing large scale program behavior

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Modeling Superscalar Processors via Statistical Simulation

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
Workload Design: Selecting Representative Program-Input Pairs

Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques
Microarchitectural exploration with Liberty

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
DiST: a simple, reliable and scalable method to significantly reduce processor architecture simulation time

SIGMETRICS '03 Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
A Statistically Rigorous Approach for Improving Simulation Methodology

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling

Proceedings of the 30th annual international symposium on Computer architecture
Challenges in Computer Architecture Evaluation

Computer
A First-Order Superscalar Processor Model

Proceedings of the 31st annual international symposium on Computer architecture
Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies

Proceedings of the 31st annual international symposium on Computer architecture
Balancing design options with Sherpa

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Characterizing and Comparing Prevailing Simulation Techniques

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Efficient design space exploration of high performance embedded out-of-order processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Automatic logging of operating system effects to guide application-level architecture simulation

SIGMETRICS '06/Performance '06 Proceedings of the joint international conference on Measurement and modeling of computer systems
Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation

ISPASS '03 Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software
Accurate memory data flow modeling in statistical simulation

Proceedings of the 20th annual international conference on Supercomputing
Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox

IEEE Micro
Efficient sampling startup for sampled processor simulation

HiPEAC'05 Proceedings of the First international conference on High Performance Embedded Architectures and Compilers

Executable architecture analysis modeling

SpringSim '07 Proceedings of the 2007 spring simulation multiconference - Volume 3
COTSon: infrastructure for full system simulation

ACM SIGOPS Operating Systems Review
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Cross-profiling for Java processors

Software—Practice & Experience
Finding representative workloads for computer system design

Finding representative workloads for computer system design
Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach

Software—Practice & Experience
Automated modeling and emulation of interconnect designs for many-core chip multiprocessors

Proceedings of the 47th Design Automation Conference
P-GAS: Parallelizing a Cycle-Accurate Event-Driven Many-Core Processor Simulator Using Parallel Discrete Event Simulation

PADS '10 Proceedings of the 2010 IEEE Workshop on Principles of Advanced and Distributed Simulation
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs

ACM Transactions on Architecture and Code Optimization (TACO)
On the simulation of large-scale architectures using multiple application abstraction levels

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers
Accurately modeling superscalar processor performance with reduced trace

Journal of Parallel and Distributed Computing
System performance evaluation by combining RTC and VHDL simulation: A case study on NICs

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	4.10

Visualization

Abstract

Improving the infrastructure, benchmarking, and methodology of simulation--the dominant computer performance evaluation method--will result in higher efficiency and let architects gain more insight into processor behavior.