Optimal layer assignment for escape routing of buses
Proceedings of the 2009 International Conference on Computer-Aided Design
New optimal layer assignment for bus-oriented escape routing
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Recent research development in PCB layout
Proceedings of the International Conference on Computer-Aided Design
Multiple catastrophic fault diagnosis of analog circuits considering the component tolerances
International Journal of Circuit Theory and Applications
| Hi-index | 0.00 |