Multiplier-less VLSI architecture for real-time computation of multi-dimensional convolution

Authors:
Ming Z. Zhang;Hau T. Ngo;Vijayan K. Asari
Affiliations:
Computational Intelligence and Machine Vision Laboratory, Department of Electrical and Computer Engineering, Old Dominion University, Norfolk, VA 23529, USA;Computational Intelligence and Machine Vision Laboratory, Department of Electrical and Computer Engineering, Old Dominion University, Norfolk, VA 23529, USA;Computational Intelligence and Machine Vision Laboratory, Department of Electrical and Computer Engineering, Old Dominion University, Norfolk, VA 23529, USA
Venue:
Microprocessors & Microsystems
Year:
2007

Citing 5
Cited 2

A multiprocessor architecture for two-dimensional digital filters

IEEE Transactions on Computers
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Reconfigurable pipelined 2-D convolvers for fast digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Automatic derivation and implementation of fast convolution algorithms

Automatic derivation and implementation of fast convolution algorithms
A Multiplierless 2-D Convolver Chip for Real-Time Image Processing

Journal of VLSI Signal Processing Systems

A tunable high-performance architecture for enhancement of stream video captured under non-uniform lighting conditions

Microprocessors & Microsystems
System Comparison of Electronic and Optical Correlator

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A VLSI efficient multiplier-less architecture for real-time computation of multi-dimensional convolution is presented in this paper. The new architecture performs computations in the logarithmic domain by utilizing novel multiplier-less log"2 and inverse-log"2 modules which are capable of converting the fraction numbers currently not available in the literature. An effective data handling strategy is developed in conjunction with the logarithmic modules to eliminate the necessity of multipliers in the architecture. The proposed approach reduces hardware resources significantly compared to other approaches maintaining a high degree of accuracy. The architecture is developed as a combined systolic-pipelined design that produces an output in every clock cycle after an initial latency of 93.19 uSec. The architecture is capable of operating with a clock frequency of 99MHz based on Xilinx's Virtex II 2v2000ff896-4 FPGA and the throughput of the system is observed as 99 MOPS (million outputs per second). Error analysis performed with the FPGA-based system in the image processing examples of edge detection and noise filtering shows that the proposed architecture produces outputs similar to that obtained by software simulation using Matlab.