Estimation of average switching activity in combinational and sequential circuits
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
The 68000 microprocessor
Power minimization in IC design: principles and applications
ACM Transactions on Design Automation of Electronic Systems (TODAES)
The design and use of simplepower: a cycle-accurate energy estimation tool
Proceedings of the 37th Annual Design Automation Conference
Wattch: a framework for architectural-level power analysis and optimizations
Proceedings of the 27th annual international symposium on Computer architecture
Performance-constrained hierarchical pipelining for behaviors, loops, and operations
ACM Transactions on Design Automation of Electronic Systems (TODAES)
JouleTrack: a web based tool for software energy profiling
Proceedings of the 38th annual Design Automation Conference
Reconfigurable computing: a survey of systems and software
ACM Computing Surveys (CSUR)
Modern VLSI Design
Network Systems Design with Network Processors, Agere Version
Network Systems Design with Network Processors, Agere Version
Power reduction techniques for microprocessor systems
ACM Computing Surveys (CSUR)
System-level design: orthogonalization of concerns and platform-based design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.01 |
In this paper, we present a low-power estimation method for creating mobile computing applications on programmable logic devices forming the "fabric" of a reconfigurable computing platform. Today, the predominant method for creating mobile computing applications uses one or more embedded processors, selected for their cost, ease of programmability, and flexibility. However, concerns over performance and power consumption are causing systems designers to question this prevailing viewpoint. We present an approach that allows designers to assess the performance and energy consumption of key algorithms before committing to specific hardware-software partitioning decisions. We report on results using the Algorithmic State Machine (ASM) method, found now in most texts on digital logic design. Using a common Sorting algorithm as an example, we show how the ASM method can be used to estimate the impact of algorithm design on power consumption and, therefore, incorporate energy budgeting into the decision-making process for hardware-software partitioning.