Transactional Memory: The Hardware-Software Interface

Authors:
Austen McDonald;Brian D. Carlstrom;JaeWoong Chung;Chi Cao Minh;Hassan Chafi;Christos Kozyrakis;Kunle Olukotun
Affiliations:
Stanford University;Stanford University;Stanford University;Stanford University;Stanford University;Stanford University;Stanford University
Venue:
IEEE Micro
Year:
2007

Citing 11
Cited 2

Transactional memory: architectural support for lock-free data structures

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Enhancing software reliability with speculative threads

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Language support for lightweight transactions

OOPSLA '03 Proceedings of the 18th annual ACM SIGPLAN conference on Object-oriented programing, systems, languages, and applications
Transactional Memory Coherence and Consistency

Proceedings of the 31st annual international symposium on Computer architecture
Composable memory transactions

Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming
X10: an object-oriented approach to non-uniform cluster computing

OOPSLA '05 Proceedings of the 20th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications
The Atomos transactional programming language

Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation
Architectural Semantics for Practical Transactional Memory

Proceedings of the 33rd annual international symposium on Computer Architecture
Bulk Disambiguation of Speculative Threads in Multiprocessors

Proceedings of the 33rd annual international symposium on Computer Architecture
Unlocking Concurrency

Queue - Computer Architecture
Transactional collection classes

Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming

Transactional memory

Journal of Parallel and Distributed Computing
Efficient transaction nesting in hardware transactional memory

ARCS'10 Proceedings of the 23rd international conference on Architecture of Computing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This comprehensive architecture supports nested transactions, transaction handling, and two-phase commit. The result is a seamless integration of transactional memory with modern programming languages and runtime environments.