A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip

Authors:
Muhammad Ali;Michael Welzl;Sven Hessler
Affiliations:
University of Innsbruck, Austria;University of Innsbruck, Austria;University of Innsbruck, Austria
Venue:
ITNG '07 Proceedings of the International Conference on Information Technology
Year:
2007

Citing 0
Cited 8

Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
A flexible parallel simulator for networks-on-chip with error control

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
HACS: A novel cost aware paradigm promising fault tolerance on mesh-based network on chip architecture

Computers and Electrical Engineering
Reliable and adaptive network-on-chip architectures for cyber physical systems

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Scalable load balancing congestion-aware Network-on-Chip router architecture

Journal of Computer and System Sciences

Quantified Score

Hi-index	0.00

Visualization

Abstract

Network on chips (NoC) have emerged as a feasible solution to handle growing number of communicating components on a single chip. The scalability of chips however increases the probability of errors, hence making reliability a major issue in scaling chips. We hereby propose a comprehensive fault tolerant mechanism for packet based NoCs to deal with packet losses or corruption due to transient faults as well as a dynamic routing mechanism to deal with permanent link and/or router failure on-chip.