Isolation in Commodity Multicore Processors

Authors:
Nidhi Aggarwal;Parthasarathy Ranganathan;Norman P. Jouppi;James E. Smith
Affiliations:
University of Wisconsin-Madison;Hewlett-Packard Laboratories;Hewlett-Packard Laboratories;University of Wisconsin-Madison
Venue:
Computer
Year:
2007

Citing 19
Cited 5

Hypervisor-based fault tolerance

ACM Transactions on Computer Systems (TOCS) - Special issue on operating system principles
DIVA: a reliable substrate for deep submicron microarchitecture design

Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture
The AMD Opteron Processor for Multiprocessor Servers

IEEE Micro
AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors

FTCS '99 Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing
Transient-fault recovery for chip multiprocessors

Proceedings of the 30th annual international symposium on Computer architecture
Recovery Oriented Computing: A New Research Agenda for a New Century

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
CQoS: a framework for enabling QoS in shared caches of CMP platforms

Proceedings of the 18th annual international conference on Supercomputing
The Case for Lifetime Reliability-Aware Microprocessors

Proceedings of the 31st annual international symposium on Computer architecture
Reliability, availability, and serviceability (RAS) of the IBM eServer z990

IBM Journal of Research and Development
Fingerprinting: bounding soft-error detection latency and bandwidth

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Commercial Fault Tolerance: A Tale of Two Systems

IEEE Transactions on Dependable and Secure Computing
Montecito: A Dual-Core, Dual-Thread Itanium Processor

IEEE Micro
Niagara: A 32-Way Multithreaded Sparc Processor

IEEE Micro
NonStop® Advanced Architecture

DSN '05 Proceedings of the 2005 International Conference on Dependable Systems and Networks
Heterogeneous Chip Multiprocessors

Computer
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Virtual private caches

Proceedings of the 34th annual international symposium on Computer architecture
Configurable isolation: building high availability systems with commodity multi-core processors

Proceedings of the 34th annual international symposium on Computer architecture
Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology

IBM Journal of Research and Development

Implementing high availability memory with a duplication cache

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Adaptive Fault Tolerance for Scalable Cluster Computing in Space

International Journal of High Performance Computing Applications
PoliMakE: a policy making engine for secure embedded software execution on chip-multiprocessors

WESS '10 Proceedings of the 5th Workshop on Embedded Systems Security
Adaptive fault tolerance for many-core based space-borne computing

Euro-Par'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part II
Towards spatial isolation design in a multi-core real-time kernel targeting safety-critical applications

International Journal of Critical Computer-Based Systems

Quantified Score

Hi-index	4.10

Visualization

Abstract

Resource sharing in modern chip multiprocessors (multicores) provides many cost and performance benefits. However, component sharing also creates drawbacks for fault, performance, and security isolation. Thus, integration of components on a multicore chip should also be accompanied by features that help isolate effects of faults, destructive performance interference, and security breaches.