TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs

Authors:
Cristiana Bolchini;Antonio Miele;Marco D. Santambrogio
Affiliations:
Politecnico di Milano;Politecnico di Milano;Politecnico di Milano
Venue:
DFT '07 Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Year:
2007

Citing 0
Cited 7

Concurrent error detection for finite state machines implemented with embedded memory blocks of SRAM-based FPGAs

Microprocessors & Microsystems
Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications

Proceedings of the 21st annual symposium on Integrated circuits and system design
An autonomous fault tolerant system for CAN communications

IEA/AIE'10 Proceedings of the 23rd international conference on Industrial engineering and other applications of applied intelligent systems - Volume Part III
Using partial dynamic FPGA reconfiguration to support real-time dependability

EWDC '11 Proceedings of the 13th European Workshop on Dependable Computing
Mitigation of soft errors in SRAM-based FPGAs using CAD tools

Computers and Electrical Engineering
Fault tolerant system design and SEU injection based testing

Microprocessors & Microsystems
An infrastructure for accurate characterization of single-event transients in digital circuits

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the adoption of the Triple Modular Redundancy coupled with the Partial Dynamic Reconfiguration of Field Programmable Gate Arrays to mitigate the effects of soft errors in such class of device platforms. We propose an exploration of the design space with respect to several parameters (e.g., area and recovery time) in order to select the most convenient way to apply this technique to the device under consideration. The application to a case study is presented and used to exemplify the proposed approach.